




EXPLORER

OPEN EDITORS

Welcome

xor_gate_tb.v

xor_gate.v

XOR

xor_gate_sim

xor_gate_tb.v

xor_gate.v

xor_gate.vcd

Welcome

xor_gate_tb.v

xor_gate.v

xor_gate_tb.v

1`timescale 1ns/1ps

2

3module xor_gate_tb;

4

5reg a,b;

6wire y;

7

8xor_gate uut(.a(a), .b(b), .y(y));

9

10initial begin

11\$dumpfile("xor_gate.vcd");

12\$dumpvars(0,xor_gate_tb);

13

14a=0; b=0; #10;

15a=0; b=1; #10;

16a=1; b=0; #10;

17a=1; b=1; #10;

18

19\$finish;

20end

21

22endmodule

PROBLEMS

OUTPUT

DEBUG CONSOLE

TERMINAL

PORTS

gtkwave

+

-

□

🗑

PS C:\Users\sharv\OneDrive\Desktop\XOR> iverilog -o xor_gate_sim xor_gate.v xor_gate_tb.v

PS C:\Users\sharv\OneDrive\Desktop\XOR> vvp xor_gate_sim

VCD info: dumpfile xor_gate.vcd opened for output.

xor_gate_tb.v:19: \$finish called at 40000 (1ps)

PS C:\Users\sharv\OneDrive\Desktop\XOR> gtkwave xor_gate.vcd

GTKWave Analyzer v3.3.108 (w)1999-2020 BSI

[0] start time.

[40000] end time.

OUTLINE

